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Abstract. The characteristics of enhancement-mode MOS transistors fabricated on zone-melting
recrystallized (ZMR) silicon-on-insulator (SOI) films were systematically experimentally investigated
in the temperature range 25300°C. The main temperature-dependent parameters (the threshold voltage,
the channel mobility, subthreshold slope, off-state leakage currents) of ZMR SOI MOSFETs are de-
scribed and compared with both theory and SIMOX devices. It is shown that high carrier mobilities and
low off-state leakage currents can be obtained in thin-film ZMR SOI MOSFETs at elevated tempera-
tures. At T = 300°C, far beyond the operating range of bulk silicon devices, the off-state leakage current
in ZMR SOI MOSFETs with a 0.15 µm-thick silicon film was only 0.5 nA/µm (for V
D 
= 3 V), that is 3
4 orders of magnitude lower than typical values in bulk Si devices. The presented results demonstrate
that CMOS devices fabricated on sufficiently thin ZMR SOI films are well suited for high-temperature
applications.
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1. Introduction
Many applications of CMOS integrated circuits require op-
eration at elevated temperatures. Conventional bulk silicon
MOS integrated circuits can only be used at moderate tem-
peratures (as a rule, up to 200°C). At higher temperatures
bulk silicon CMOS devices usually fail because of thermally-
induced latch-up, threshold voltage shifts, dramatically in-
creased junction leakage. Due to the possibility of latch-up
free operation, much lower leakage currents, smaller thresh-
old voltage shifts, thin-film, fully-depleted SOI MOS devices
are considered to be very attractive for high-temperature
applications [1, 2]. High-temperature characteristics of
MOSFETs fabricated on SIMOX (separation by implanted
oxygen) SOI films have been reported in several papers [3
5]. Zone-melting recrystallization (ZMR) is an alternative
approach for the SOI wafer preparation [1, 6]. The major
advantage of the ZMR technology is an essentially lower
SOI wafer cost. In this paper, a systematic experimental in-
vestigation of the high-temperature characteristics of MOS
transistors realized on thinned ZMR SOI films has been per-
formed. The presented results demonstrate the suitability
for high-temperature applications of MOS devices fabricated
on sufficiently thin ZMR SOI films.
2. Device Fabrication
The SOI films used in this study were prepared by the laser
zone-melting recrystallization technique [6]. A linear molten
zone was formed by a high-power CW YAG:Nd laser A cir-
cular laser beam was transformed into a linear spot by using
special cylindrical lenses. The linear spot exceeds 100 mm in
length. In order to provide «a low thermal gradient regime»,
a wafer was heated up to 1300°C from the backside by a set
of halogen lamps. The scanning speed of the molten zone
was 1 mm/s. Recrystallization was performed in a single pass.
Recrystallized structure was composed of a 0.4-µm thick
polysilicon film deposited on an oxidized silicon wafer and
covered by a SiO
2
 cap layer to prevent agglomeration of the
molten zone.
The obtained ZMR silicon films consisted of a small
number of highly oriented crystals (grains) extended along
the whole wafer and having (100) orientation with <100>
axes close to the scan direction. The main defects in such
films are low-angle grain boundaries (sub-boundaries).
which are associated with misorientations of 1 deg or less
and spaced 1020 µm from one another.
After the recrystallization process the silicon films were
thinned by oxidation and oxide etching. The final silicon film
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thickness was adjusted to 0.15 µm. N- and p-channel en-
hancement-mode devices were fabricated using a standard
polysilicon gate CMOS process. For comparison purposes,
devices were also fabricated in 0.4 µm-thick silicon films.
Gate electrodes in both p- and n-channel devices are
n+-polysilicon. The gate oxide and buried oxide thicknesses
are 0.08 and 1.0 µm, respectively. Long channel devices (L =
= 20 µm) are used to avoid short channel effects. The dop-
ing level of the channel region is 1×1016 cm-3 for both p- and
n-channel devices. Given doping level was used to ensure
full-depletion operation of the devices with a 0.15 thick sili-
con film up to 300°C. P-channel devices were formed also on
undoped silicon films having a residual donor concentra-
tion of 2×1015 cm-3.
For comparison, the measurements were also performed
on SIMOX MOSFETs fabricated on commercially available
SIMOX SOI wafers with 0.4 µm buried oxide. The gate oxide
and silicon film thickness in SIMOX devices are 0.03 and
0.08 µm, respectively. The doping level of the channel re-
gion is 5×1016 cm-3.
3. Device Parameters
Temperature-dependent MOSFET parameters were obtained
from the measurements of drain current (I
D
) versus the front-
gate voltage (V
gf
) measured for different drain voltages (V
D
)
and back-gate voltages (V
gb
) at various temperatures. The I
gf
(V
gf
)-characteristics of the n-channel device measured at
various temperatures are shown in fig. 1 in a semilog scale
for I
D
.
A. Transconductance and Mobility
Fig. 2 shows static front-gate voltage transconductance
characteristics measured for n- and p-channel devices in the
ohmic region of operation at various temperatures. The nor-
malized transconductance curves actually represent the ef-
fective field-effect mobility. The transconduc-tance peak is
proportional to the low-field mobility, and the position of
the transconductance peak is roughly located at the thresh-
old voltage V
th
. The decrease in the transconductance fol-
lowing after the peak is associated with the mobility reduc-
tion caused by the increase of the normal electric field in the
inversion channel. The effective mobility µ
eff
 is usually given
by the empirical law: [7]
 µ
µ
θeff gf thV V
=
+ ⋅ −
0
1 ( )           (1)
where µ
0
 is the low-field mobility, θ is the mobility reduction
factor.
The low-field mobilities in n- and p-channel devices ex-
tracted from the transconuctance curves g
m
(V
gf
) for
V
gf 
= V
th
 are shown in fig. 3 as a function of temperature. For
reference, the mobilities obtained in SIMOX SOI MOSFETs
are also plotted on the same figure. One could expect that
the mobility and the mobility reduction factor in ZMR SOI
MOSFETs would be adversely affected by subgrain bounda-
ries and the surface waviness inherent to ZMR silicon films.
However, as can be seen from fig. 3, the carrier mobilities in
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Fig. 1. Drain current vs front gate voltage characteristics of the n-
channel SOI MOSFET with a 0.15-µm silicon film (Z/L = 500/20)
measured at various temperatures with V
D 
 = 3 V and V
gb 
= 0 V
(bold line ) and V
gb
 = 10 V (thin line).
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Fig. 2. Front-gate transconductance characteristics measured for
n-channel ZMR SOI MOSFET (a) and p-channel ZMR SOI
MOSFET (b) in the ohmic region of operation at various tempera-
tures (Z/L = 500/20, d
Si
 = 0.15 µm, V
D 
= 100 mV, V
gb 
= 0 V).
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ZMR MOSFETs are rather high and even exceed the mobil-
ity values in SIMOX devices (the latter can be attributed to
the reduced doping level of the ZMR silicon film). This means
that subgrain boundaries have little or no effect on the car-
rier mobility, at least at room and elevated temperatures.
From fig. 3 it follows that the carrier mobility in ZMR SOI
devices varies with temperature as in SIMOX SOI or as in
bulk devices [25]:
µ µ0 0 273 273
( ) ( )T
T
m
= ⋅




−
          (2)
with m = 1.71.9.
 The temperature dependence of the mobility reduction
factor is shown in fig. 4. The values obtained for the mobil-
ity reduction factor θ in ZMR MOSFETs are 23 times
greater than typical values reported for SIMOX devices,
which is most likely due to the surface roughness of the
ZMR silicon film. From Fig. 4 it can be noted that the mobil-
ity reduction factor decreases with temperature in a similar
way similar to SIMOX SOI devices [4]. This is due to a
lowering of the perpendicular electric field in the inversion
channel.
B. Threshold Voltage
The temperature dependence of the threshold voltage V
th
 in
a bulk or partially depleted SOI MOSFET (on the assump-
tion that the Si bandgap and oxide charge density are inde-
pendent on temperature) can be written as [1]:
dV
dT
d
dT
q
C
N
kT N n
th F
of
Si
i
= +
⋅
⋅




φ ε
1
ln( / )            (3)
where Φ
F
 is the Fermi potential, C
of
 is the front gate oxide
capacitance, N is channel doping, n
i
 is the Si intrinsic con-
centration, and the other symbols have their usual meaning.
In bulk or partially depleted SOI devices the threshold volt-
age shift with temperature is predominantly due to the vari-
ation of the depletion layer width in strong inversion (the
second term in brackets), which does not happen in fully
depleted SOI devices. The temperature coefficient of the
threshold voltage dV
th 
/dT in SOI fully depleted devices with
depleted back interface is expected to be approximately equal
to dΦ
F 
/dT [1]. As a result, the variation of the threshold
voltage with temperature in SOI fully depleted devices is at
least two or three times less than that in bulk devices (de-
pending on channel doping and the gate oxide thickness)
[13].
Fig. 5 shows the temperature dependence of the thresh-
old voltage for n- and p-channel devices with a
0.15- µm-thick silicon film. For n-channel devices at tempera-
tures below 200°C dV
th 
/dT is equal 0.9 mV/°C, that is in a
good agreement with the value of 0.89 mV/°C predicted by
equation (3). For p-channel devices dV
th 
/dT is about
1.5 mV/°C, that is higher than the predicted value. However,
the temperature coefficient of the threshold voltage in both
n- and p-channel SOI devices is essentially lower than is
predicted to be in a bulk device ( for a given gate oxide
thickness and channel doping of 1×1016 cm-3 the dV
th 
/dT
should be about 3 mV/°C). The increase of dV
th 
/dT above
200°C in the devices with channel doping of 1×1016 cm-3 is
believed to be caused by the transition of the devices from
the fully depleted to the partially depleted mode [1]. A simi-
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Fig. 3. The temperature dependence of the low-field mobilities
obtained from the transconductance curves for V
gf 
= V
th
 in n- and
p-channel ZMR and SIMOX SOI MOSFETs (V
gb 
= 0 V).
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factor θ in p- and n-channel ZMR SOI MOSFETs (V
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Fig. 5. The temperature dependence of the threshold voltage for n-
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V. S. Lysenko et al.: High-temperature characteristics of zone-melting...
104 Ô˚˛, 1(1), 1998
SQO, 1(1), 1998
lar increase of the dV
th
/dT is observed in the devices with
channel doping of 2×1015 cm-3, which are certain to remain
fully depleted (by a conventional definition) up to 300°C.
This is likely due to the fact that the strong inversion model
[8] is no longer valid when the silicon film becomes near-
intrinsic.
C. Subthreshold Slope
The subthreshold swing (inverse subthreshold slope) in a
SOI MOSFET is given by the following expression
[7, 9]:
S
dV
d I
kT
q
C
C
C
C
gf
D
tf
of
d
of
= = ⋅ ⋅ + + ⋅



(log ) ln( )10 1 α ,         (4)
where C
tf 
= qN
tf 
is the capacitance due to the front interface
state density N
tf
, C
d
 is the capacitance of the depleted sili-
con film C dd
Si
Si
=
ε
 (d
Si 
is the silicon film thickness), α is the
coupling coefficient, which accounts for the back interface
conditions, for the case of accumulation at the back inter-
face α ≈ 1, for the case of depletion at the back interface:
α =
+
+ +
C C
C C C
ob tb
d ob tb
,           (5)
 with C
tb 
= qN
tb 
being the capacitance due to the back inter-
face state density N
tb
. From eq. (4), in a fully depleted SOI
device, S is expected to increase linearly with temperature.
The experimental temperature dependence of the sub-
threshold swing measured in the ZMR devices with channel
doping of 1×1016 and 2×1015 cm-3 is shown in fig. 6. The
measurements are performed for zero back-gate bias. For
these conditions, when a weak inversion region is formed at
the front interface, the back silicon film interface is in deple-
tion. For this case, as follows from eqns.(4)(5), the value of
S reflects the influence of the quality of both silicon film
interfaces. The dashed line in fig. 6 presents the S(T)-de-
pendence calculated ignoring the interface states at both
interfaces. One can note that at moderate temperatures ex-
perimental results agree well with calculation, indicating the
relatively low interface state densities at both interfaces. As
can be seen in fig. 6, the subthreshold swing exhibits the
expected linear temperature dependence only up to T ≤ 150°C
and rapidly rises with further increase in temperature, in spite
of the fact that devices with such parameters should remain
fully depleted (by a conventional definition) up to 300°C.
Similar behavior of the subthreshold swing was reported in
the literature for SIMOX SOI devices [5]. Therefore, the ob-
served nonlinear S(T)- dependence at high temperatures is
unrelated to the SOI material used. It is probable that at high
temperatures eq. 4, which, in fact, is based on the depletion
approximation and a charge sheet model, is no longer valid.
However, this is beyond the scope of the present work.
D. Off-state Leakage Current
The increase in the off-state leakage current with tempera-
ture is one of the main factors limiting the upper operating
temperature of bulk silicon CMOS devices. Much smaller
high-temperature off-state currents are expected to be in
SOI devices due to smaller source-drain junction areas and
due to elimination of very large well-to-substrate junction
leakages.
In general case, the off-state leakage current (I
off
) in an
enhancement-mode SOI MOSFET involves generation cur-
rent (I
gen
) in the depleted region of the reverse-biased drain
junction and diffusion current (I
diff
) from undepleted portion
of the film:
I
q n W V
d Zgen
i g D
g
Si.
( )
=
⋅ ⋅
⋅
τ ,           (6)
where τ
g
 is the minority carrier generation lifetime, W
g
 is the
generation layer width, Z is the device width.
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Fig. 6. The experimental temperature dependence of the inverse
subthreshold slope factor S in ZMR SOI devices with a 0.15 µm
silicon film (V
D 
= 100 mV, V
gb 
= 0 V). The dashed line shows the
S(T)-dependence calculated from the classical model for fully de-
pleted SOI MOSFET with depleted back interface.
Fig. 7. The temperature dependence of the off-state leakage cur-
rent per unit gate width in ZMR SOI devices with a 0.15 and
0.4 µm-thick silicon film measured with both front and back gates
strongly biased in off-direction for V
D
 = 3 V. The dashed line
shows the off-state leakage current in the SIMOX device.
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The diffusion current in a n-channel SOI MOSFET can
be written as[10]:
I q Z
D
e
n
N
e dxdiff
n
rn
qV
kT i
A
q x
kT
dD Si
= ⋅ ⋅ ⋅ −



 ⋅ ⋅∫
− ⋅
τ
ϕ
1
2
0
( )
,        (7)
where D
n
 is the electron diffusivity, τ
rn
 is the electron recom-
bination lifetime in the p-type Si film, ϕ(x) is the potential
distribution across the Si film thickness in undepleted body
film.
The off-state current was measured as a function of drain
and back-gate biase at various temperatures. It was experi-
mentally observed that at high temperatures biasing the
back-gate in off-direction (or in accumulation) resulted in a
decrease in the off-current (approximately, by a factor of
three) followed by quasi-saturation (see fig. 1). Fig. 7 shows
the temperature dependence of the off-state current meas-
ured in ZMR SOI devices with a 0.15 and 0.4 µm-thick sili-
con film, when both front and back gates were strongly
biased in off-direction. Under these conditions the off-state
current reaches its minimum value. For comparison, the off-
state current measured in a SIMOX MOSFET for similar
conditions is shown on the same figure. One can see that at
high temperatures in the device with a 0.15 µm-thick film the
off-state current is substantially (more than an order of mag-
nitude) lower than that in the device with a 0.4 µm-thick film
and is only slightly higher than that in the SIMOX MOSFET.
At T = 300°C for d
Si 
=  0.15 µm the off-state current per unit
gate width is only 0.5 nA/µm (V
D 
= 3 V), that is 34 orders of
magnitude lower than that in bulk devices. Although at room
temperature, because of the relatively low value of the car-
rier generation lifetime (τ
g 
≈1 µs) in the ZMR silicon film, the
leakage current
 
in the ZMR SOI MOSFETs was larger than
in bulk devices [11].
It is seen from fig. 7 that in the device with a
0.15 µm-thick film in the temperature range 50150°C the
I
off
(T)-dependence follows n
i
(T), suggesting the predomi-
nance of the generation current component. At tempera-
tures above 150°C the off-current varies with temperature as
n
i
2(T), indicating that diffusion mechanism dominates. In the
device with a 0.4 µm-thick film diffusion current becomes
dominant at approximately 100°C. These results support the
view that in SOI MOSFETs at high temperatures (above 100
150°C, depending on the drain voltage and the Si film thick-
ness) diffusion mechanism is responsible for the observed
off-state leakage currents. Therefore, the main trends of the
high-temperature off-current can be understood from the
analysis of eq. (7).
From eq. (7) it follows that in off-state of a SOI MOSFET
diffusion current is determined by the potential and minority
carrier concentration distributions, which vary with back-
gate bias and the Si film thickness. By numerical simulation it
has been shown that biasing the back gate in off-direction
results in a decrease in the total minority carrier density in
the Si film contributing in diffusion current [10]. This ex-
plains the observed back-gate voltage dependence of the
off-state current.
The Si film thickness dependence can be understood
from the analysis of Fig.8, which presents the calculated
minority carrier concentration distributions in SOI films with
different film thickness and doping of 1×1016 cm-3 at T = 300°C,
when both front and back gates are strongly biased in the
off-direction. Under these conditions both Si film interfaces
are in strong accumulation. For reference, the minority car-
rier concentration in quasi-neutral Si with the same doping
at the same temperature is shown by dashed line. It is evi-
dent that the carrier distribution in a SOI film is nonuniform
across the film thickness and highly depends on the film
thickness. Moreover, an average concentration is essentially
lower than n
i
2/N
A
 , even in rather thick films. As a result, the
total minority carrier density (integrated over the film thick-
ness), which is responsible for off-state diffusion current,
exhibits a strong (nonlinear) dependence on the Si film thick-
ness, as shown in fig. 9. This provides an explanation for the
essentially different values of the high-temperature off-state
currents in SOI devices with different film thickness.
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It can be seen from fig. 9 that in relatively thin-film de-
vices the off-state diffusion current should only slightly
depend or not depend on the film doping.
When analyzing the off-state leakage current, it worth
noting that the generation current is proportional to
1/τ
g
, whereas diffusion current is proportional to
(1/τ
rn
)1/2. Besides, from eq. (7) follows that in relatively short-
channel devices, in which the channel length (L) is less than
the carrier diffusion length (L Dn n rn≡ ⋅ τ ), diffusion cur-
rent and thus the high-temperature off-state current should
not depend on τ
rn
 or L
n
. Therefore, in terms of leakage cur-
rent the silicon film quality is expected to be more important
at room temperatures, than at high temperatures, when dif-
fusion current is dominant.
From the above it may be concluded that the Si film thick-
ness is the key parameter to minimize the high-temperature
off-state leakage current.
4. Conclusion
The results presented in this paper demonstrate that the
ZMR SOI technology, which is cheaper than the SIMOX
technology, is suitable for fabrication of CMOS devices for
high-temperature applications. The parameters of long-chan-
nel thin-film SOI MOSFETs fabricated using the laser ZMR-
technique (with backside wafer heating up to 1300°C) are as
good as SIMOX devices. The subgrain boundaries present
in the ZMR SOI films seem to have little or no effect on the
carrier mobility, at least at room and elevated temperatures.
It is shown that the off-state .diffusion current in a SOI
MOSFET strongly nonlinearly depends on the Si film thick-
ness. Therefore, the Si film has to be thin enough to provide
sufficiently low off-state leakage currents at high tempera-
tures. It is also demonstrated that, in spite of relatively poor
carrier lifetime (τ
g 
≈1 µs) in the ZMR silicon film, in the de-
vice with a 0.15 µm-thick silicon film at T = 300°C for V
D 
= 3 V
the off-state leakage current is only 0.5 nA/µm, that is 34
orders lower than in bulk Si devices. Moreover, preliminary
results have shown that optimization of the initial
recrystallized structure allows one to obtain sufficiently
uniform ZMR SOI films with 0.1 µm silicon film. Thus, fur-
ther improvement of high-temperature characteristics of
ZMR SOI devices seems to be possible.
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†íæòŁòóò ô‡çŁŒŁ íàï‡âïðîâ‡äíŁŒ‡â ˝À˝ ÓŒðà¿íŁ
À. `. ¸‡ìàíîâ
†íæòŁòóò ŒðŁæòàºîªðàô‡¿ —À˝, —îæ‡ÿ
 ˜.-ˇ. ˚îºàíäæ
´‡ää‡º åºåŒòðî- òà Œîìï’þòåðíî¿ òåıí‡ŒŁ óí‡âåðæŁòåòó ˚àº‡ôîðí‡¿, ÑØÀ
—åçþìå. ˇ ðîâåäåí‡ Œðîï‡òŒ‡ åŒæïåðŁìåíòàºüí‡ äîæº‡äæåííÿ âŁæîŒîòåìïåðàòóðíŁı (25-300°Ñ) ıàðàŒòåðŁæòŁŒ Ì˛˝ òðàíçŁæòîð‡â
íà Æàç‡ ˚˝†-æòðóŒòóð, âŁªîòîâºåíŁı ìåòîäîì çîííî¿ ºàçåðíî¿ ïåðåŒðŁæòàº‡çàö‡¿. —îçªºÿíóòà ïîâåä‡íŒà îæíîâíŁı òåìïåðàòðíî-
çàºåæíŁı ïàðàìåòð‡â ˚˝† Ì˛˝ òðàíçŁæòîð‡â (ïîðîªîâî¿ íàïðóªŁ, ðóıºŁâîæò‡ íîæ‡¿â, ï‡äïîðîªîâîªî íàıŁºó òà æòðóìó âŁòîŒó).
ˇðîâåäåíî ïîð‡âíÿííÿ îòðŁìàíŁı ðåçóºüòàò‡â ç òåîð‡”þ òà àíàºîª‡÷íŁìŁ ïàðàìåòðàìŁ ïðŁºàä‡â, æòâîðåíŁı çà äîïîìîªîþ ˙ †Ì˛Õ
òåıíîºîª‡¿. ˇ îŒàçàíî, øî ïðŁ ï‡äâŁøåíŁı òåìïåðàòóðàı òîíŒîïº‡âŒîâ‡ òðàíçŁæòîðŁ, îòðŁìàí‡ ºàçåðíîþ çîííîþ ïåðåŒðŁæòàº‡çàö‡”þ,
âŁÿâºÿþòü âŁæîŒó ðóıºŁâ‡æòü íîæ‡¿â ‡ íŁçüŒ‡ æòðóìŁ âŁòîŒó çàŒðŁòîªî òðàíçŁæòîðà. ˇðŁ Ò = 300°Ñ, øî çíà÷íî ïåðåâŁøó”
ðîÆî÷ŁØ ä‡àïàçîí ïðŁºàä‡â íà îÆ”ìíîìó Œðåìí‡¿, æòðóì âŁòîŒó â ˚ ˝† òðàíçŁæòîðàı ç ïº‡âŒîþ Si òîâøŁíîþ 0.15 ìŒì æòàíîâŁòü
âæüîªî ºŁłó 0.5 nA/µm (ïðŁ V
D 
= ˙´), øî íà 3-4 ïîðÿäŒà íŁæ÷å òŁïîâŁı âåºŁ÷Łí äºÿ ïðŁºàä‡â íà îÆ”ìíîìó Œðåìí‡¿. ˝àâåäåí‡
ðåçóºüòàòŁ æâ‡ä÷àòü, øî òîíŒ‡ ïº‡âŒŁ ˚ ˝†, æòâîðåí‡ ìåòîäîì ºàçåðíî¿ çîííî¿ ïåðåŒðŁæòàº‡çàö‡¿, ìîæóòü óæï‡łíî âŁŒîðŁæòîâóâàòŁæü
äºÿ æòâîðåííÿ ˚Ì˛˝ †Ñ äºÿ âŁæîŒîòåìïåðàòóðíŁı çàæòîæóâàíü.
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˛òäåº ýºåŒòðî- Ł ŒîìïüþòåðíîØ òåıíŁŒŁ óíŁâåðæŁòåòà ˚àºŁôîðíŁŁ, ÑØÀ
—åçþìå. ˇðîâåäåíî äåòàºüíîå ýŒæïåðŁìåíòàºüíîå ŁææºåäîâàíŁå âßæîŒîòåìïåðàòóðíßı (25-300°Ñ) ıàðàŒòåðŁæòŁŒ Ì˛ˇ
òðàíçŁæòîðîâ íà îæíîâå ˚ ˝¨-æòðóŒòóð, Łçªîòîâºåííßı ìåòîäîì ºàçåðíîØ çîííîØ ïåðåŒðŁæòàººŁçàöŁŁ. —àææìîòðåíî ïîâåäåíŁå
îæíîâíßı òåìïåðàòóðíî-çàâŁæŁìßı ïàðàìåòðîâ ˚˝¨ Ì˛ˇ òðàíçŁæòîðîâ (ïîðîªîâîªî íàïðÿæåíŁÿ, ïîäâŁæíîæòŁ íîæŁòåºåØ,
ïîäïîðîªîâîªî íàŒºîíà Ł òîŒà óòå÷ŒŁ). ˇ ðîâåäåíî æðàâíåíŁå ïîºó÷åííßı ðåçóºüòàòîâ æ òåîðŁåØ Ł àíàºîªŁ÷íßìŁ ïàðàìåòðàìŁ
ïðŁÆîðîâ, æîçäàííßı SIÌ˛Õ òåıíîºîªŁåØ. ˇîŒàçàíî, ÷òî ïðŁ ïîâßłåííßı òåìïåðàòóðàı òîíŒîïºåíî÷íßå òðàíçŁæòîðß,
ïîºó÷åííßå ºàçåðíîØ çîííîØ ïåðåŒðŁæòàººŁçàöŁåØ, ïðîÿâºÿþò âßæîŒóþ ïîäâŁæíîæòü íîæŁòåºåØ Ł íŁçŒŁå òîŒŁ óòå÷ŒŁ çàŒðßòîªî
òðàíçŁæòîðà. ˇ ðŁ Ò = 300°Ñ, çíà÷Łòåºüíî ïðåâßłàþøåØ ðàÆî÷ŁØ äŁàïàçîí ïðŁÆîðîâ íà îÆœåìíîì ŒðåìíŁŁ, òîŒ óòå÷ŒŁ â ˚ ˝¨
òðàíçŁæòîðàı æ ïºåíŒîØ Si òîºøŁíîØ 0.15 ìŒì æîæòàâºÿåò âæåªî ºŁłü 0.5 nA/µm (ïðŁ V
D
= ˙ ´), ÷òî íà 3-4 ïîðÿäŒà íŁæå òŁïŁ÷íßı
âåºŁ÷Łí äºÿ ïðŁÆîðîâ íà îÆœåìíîì ŒðåìíŁŁ. ˇ ðŁâåäåííßå ðåçóºüòàòß æâŁäåòåºüæòâóþò, ÷òî òîíŒŁå ïºåíŒŁ ˚ ˝¨, ïîºó÷åííßå
ìåòîäîì ºàçåðíîØ çîííîØ ïåðåŒðŁæòàººŁçàöŁŁ, ìîªóò óæïåłíî Łæïîºüçîâàòüæÿ äºÿ æîçäàíŁÿ ˚ Ì˛ˇ ¨ Ñ äºÿ âßæîŒîòåìïåðàòóðíßı
ïðŁìåíåíŁØ.
